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Abstract 
Random Access Memory (RAM) development has been directed towards very large size 
(MOS RAMs) and very high speed (ECL RAMs). Applications for medium sized 
memories, in the 16K to 64Kbit range, with access times below approximately 40ns must 
rely on multiple ECL memories, which is costly in power as well as price. A circuit 
topology for a high speed, static, random access memory with ECL compatible inputs and 
outputs has been developed. This topology combines the high packing density of I2L with 
the speed of ECL to achieve performance that rivals ECL memory in access time, though 
at a much higher density and lower power. .. 
\ 
)i The high packing density is achieved through the use of a Collector-Coupled Memory Cell, 
which features stacked load and switching transistors. The m~oty-Cell responds to normal 
ECL levels for write operations, permitting simple, fast--interfacing between the memory / 
cell and the ECL support circuitry. A simple differential amplifier acts as the read 
amplifier. Emitter-follower outputs are used on ECL gates to permit "tied-OR" gates for 
reducing logic depth. 
The circuit topology developed is adaptable to large memory arrays. The high packing 
density afforded by the collector-coupled memory cell provides an attractive alternative to 
the parallel-diode memory cell common in ECL RAMs. The power dissipation per bit is 
ideal for memories as large as 64Kbit. 
An address access time of 27ns was demonstrated for a 16 X 1 bit RAM implemented in a 
4µm design rule, oxide isolated bipolar technology, while 12ns was achieved using a l.SJ.Uil, 
self-aligned technology. Simulations in a hypothetical O.SJ.Uil design rule technology project 
a 6.5ns access time, which surpasses any memory currently available in the 16K to 64Kbit 
range. 
1 
1. Introduction 
'. 
The development of semiconductor memories began in the 1960's, when increasing levels of 
integration of electronic devices rendered the physical size of existing data storage media, 
such as ferrite cores, a limiting factor in size and weight of electronic systems. Silicon 
memory devices began in modest sizes, but have been driven by cost pressure and large 
system applications to extremely high levels of integration. Four-fold increases in storage 
size have occurred approximately every four years, with IM bit being the state of the art. 
Memory devices have become a major force in driving integrated circuit fabrication 
technology, with commodity prices for memory devices demanding a high yielding process. ~ 
Two types of semiconductor memory devices have been developed. Read-Only Memories 
(ROM), are programmed either during or immediately following fabrication, and hold 
their contents permanently. ROMs are typically used to hold basic system operating 
information, such as the micro-code for an arithmetic logic unit. The other principle type 
of memory is Random Access Memory (RAM). RAMs can be repeatedly written, and 
hold their contents only as long as the power supply is maintained, or until the contents are 
re-written by a subsequent write operation. RAMs are commonly used as scratch-pad 
memory, where speed greater than that of bulk storage media, such as disk memory, is 
required. Semiconductor RAMs act as an active area of memory, interfacing the high 
speed of a processor with slower bulk storage. 
In a given technology, the access time of a RAM (defined as the time required to produce 
valid output data from the time that a valid address is provided) is normally appropriate 
for a processor made in the same technology. For example, large complementary metal-
oxide-semiconductor ( CMOS) RAM devices currently available feature access times on the 
order of 50ns. This would correspond to a system clock rate of 20MHz, which is typical 
for CMOS processors. For modern bipolar technologies, where processor speeds may reach -
500MHz or more, much shorter access times are needed. The "super computer" industry 
' 
and high volume communication systems have driven this aspect of memory development .. 
,r 2 
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~en10ry Structures 
All RAMs share the same basic architecture, regardless of technology in which they are 
implemented. The core of the RAM where all information is stored is the memory array. 
The memory array is typically one or several blocks of identical memory cells repeated in 
rows. Many different memory cells have been developed, each with particular strengths 
and weaknesses. These will be discussed in following sections. Specific memory cells in 
the array can be specified by their row and column address, as counted from an arbitrarily 
chosen comer of the array. It is common for each address to identify a single bit of 
information, though this is dependent on the circuitry used to read and write information 
into the memory array. Multiple bit "words" can be accessed by modifying the read and 
write circuits. The interface between a bit in the memory array and the reading .and 
writing circuits is provided by word and bit lines. Each row of cells are typically connected 
to two word lines, which provide the positive and negative bias to the memory cells in the 
row and can be used to select which row in the array is active for reading or writing. 
Similarly, each column of cells are connected to two bit lines, one of which represents logic 
"O" data, while the other represents logic "1 ". To access a unique memory cell, the row in 
which the cell resides is activated using the word lines and the bit lines for the column in 
which the cell resides are manipulated to either read or write information to the cell. 
The word lines for each row in the memory array are used to select which row is active. 
One of the word lines is often connected to a power supply or a passive load circuit. The ( 
other word line is driven by a voltage or current source controlled by an address decoder, 
which selects the active row based on a binary address supplied at the inputs of the 
memory circuit. Information is written to selected memory cells by a write driver circuit. 
An ·address decoder selects which write driver is active. The memory cell whose word lines 
are active and whose bit lines are connected to the active write driver will be written. The 
contents of unselected memory cells are undisturbed by write operations on other cells in 
the array. A memory cell's contents can be read by activating the word lines to the cell, 
then differentially sensing the bit lines for the column in which the cell resides. The bit 
lines are sensed by a read amplifier (also known as a sense amplifier). The term amplifier 
is used since the voltage levels placed on the bit lines by the selected cell are often small 
compared to typical logic swings. A memory cell is said to h,ave contained a logic "O" when 
3 
the "O" bit line is at a higher potential than the "1" bit line, and vice versa. 
The remainder of the memory circuit consists of input and output buffers, which provide an 
interface between the logic voltage levels internal to the memory circuit and those ext~rnal 
to the memory. 
Two basic approaches to RAM memory cells have evolved. Dynamic memories typically 
hold each bit of information in a capacitor. A transmission gate acts as a switch to permit 
or prevent access to the capacitor for reading and writing purposes. Since any real 
capacitor has some amount of leakage, the charge contained in the capacitor must be 
refreshed periodically to prevent loss of information. Capacitors are fabricated more easily 
in a MOS technology than in bipolar, thus almost all dynamic RAMs (DRAMs) are 
MOS. Dynamic memories have very compact memory cells, since the component count 
per bit is very low. Despite the extra circuitry required to refresh the memory cell 
contents, DRAMs have lead memory development in bits per chip; 
Static RAMs (SRAMs), hold information in some form of bi-stable latch. A bi-stable 
latch can be formed simply by cross-connecting two inverting gates, as shown in Figure 1. 
set 
n _,__ __ reset 
Figure 1. Cross-Coupled Latch 
The latch holds the data until it is re-written or until the power supply is dropped. This 
avoids complex refresh circuitry at the expense of a more complicated memory cell. The 
speed with which an SRAM cell can be read or written· depends on the current level at 
which the cell is operated. The cell operating current is bound on the lower end by the 
J 
current at which the gain of the inverting gate falls below one, and on the upper end by the 
current level at which the transistors in the cell saturate deeply, thus degrading 
performance. Good performance can be achieved without excessive power dissipation by 
,, 
controlling cell current such that cells being read or written are operated at a high current 
4 
level, while all others are operated at a current level just sufficient to guarantee that the 
cross-connected ''latch" will retain its' contents. The high current level is known as the 
6 
read or write current, while the low current level is known as the hold current. ~eral 
implementations of SRAM cells are depicted in Figure 2. 1 
vdd 
ate bit line veld one hit line zero bit line zero bit line 
n 
nJ 
-
- -
-
read/ write read/write 
(a) NMOS SRAM Cell (b) CMOS SRAM Cell 
Figure 2. Various SRAM Cell Implementations 
Since active components drive the bit lines through which the contents of memory cells are 
written and read, SRAM access times are typically lower than those of DRAMs. 
High Speed Logic Types 
Numerous implementations of basic logic gates have evolved since the development of 
integrated circuits, each with particular strengths and weaknesses. Logic implementations 
involving bipolar transistors typically sacrifice packing density for high speed. Emitter-
coupled logic (ECL) represents the highest speed bipolar technology available. The basic 
ECL gate, depicted in Figure 3, consists of a differential amplifier with the output 
reflecting the voltage drop across the collector resistors of the amplifier. 
OR functions are easily accomplished by adding transistors in parallel to those in the 
differential pair. AND functions require stacking of differential stages, increasing the 
complexity of the gate and reducing the speed advantages enjoyed by ECL. ECL circuits 
are normally oriented towards OR/NOR logic for this reason. The amplifier is powered 
either by a resistor from the emitters of the transistors to the negative power supply, or an 
active current source. Active current sources with high impedance greatly improve the 
.ability of the ECL gate to reject common mode noise. The current pulled through the 
5 
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Figure 3. Basic ECL Gate 
differential pair is often referred to as "tree current". ECL gates can use complementary 
inputs, or a single input which is compared to a threshold reference voltage. The non-
inverted sense of the output is available at the collector of the transistor connected to the 
reference voltage, while the inverted sense is available at the collector of the transistor 
connected to the input. Using single input or single sided ECL alleviates the need to route 
both the inverted and non-inverted sense of every signal around the chip. An emitter-
follower is often added to increase the fan-out capability of the gate. The differential 
amplifier of the ECL gate never saturates, thus charge storage delays common to 
saturating logic families, such as TTL (Transistor-Transistor Logic), are avoided. The 
relatively small logic swing of ECL (typically less than 1 V) also contributes to the fast 
switching speeds. The primary disadvantages of ECL are th~ high component count per 
gate, along with relatively high power dissipation compared to other logic families. 
Integrated I~jection Logic (I2L) is the only bipolar logic family that rivals the packing 
density of MOS technologies and is available at VLSI complexity. The basic I2L gate, 
depicted in Figure 4, consists of an npn switching transistor with a pnp load transistor. 
The load transistor is referred to as the injector, since its' function is to inject current into 
the gate from the power supply. High packin·g density is achieved in I2L by merging the 
common regions of the npn and pnp transistors, hence the name Integrated Injection Logic. 
6 
I' 
) i .. 
I 
v+ 
. 
1n 
out 
v-
Figure 4. Basic I2L Gate 
Utilizing the merged structure requires that the npn device be operated in its inverse active 
mode, with the buried collector acting as the emitter. The speed of I2L circuits is limited 
by capacitance, as well as the gain of the npn device, which can be very poor in a typical 
bipolar process where npn transistors are optimized for forward operation with the collector 
buried. With advanced processing techniques, such as optimization of the npn transistor 
for inverse active operation, I2L circuits can rival LSTTL circuits in speed, while attaining 
this performance level with much lower power dissipation. The output high level of an I2L 
gate is dependent on the type of pull-up connected to the output of the gate. Within the 
chip, where I2L gates drive other similar gates, the logic one is limited to one V8E above 
ground, or about 0.8V. The output low level is a saturation voltage, V CE, which is 0.1 V 
above ground. The logic swing of an I2L gate is approximately 0.7V at 25C. This small 
logic swing helps keep the speed achievable for a given gate power level high relative to 
large swing logic types, such as TTL or CMOS; however, this provides poor noise 
immunity if I2L chips are interfaced at normal I2L levels, particularly since threshold is 
only 0.1 V below the output high level. This problem is normally alleviated by translating 
the chip internal I2L levels to TTL levels before leaving the chip. The current that flows 
through each injector on a chip can be controlled by a single resistor between the positive 
power supply and an "injector rail", which distributes the current among all the injectors on 
the chip. The gate power levels, and thus the gate speeds, can be controlled by changing 
the value of the resistor. A benefit of the resistor-injector scheme is that the positive power 
supply need only be slightly higher than a V BE to turn on the injectors in the circuit, 
' 
allowing I2L to operate on very low power supplies. 
7 
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Survey of High Speed RAM De\elopment 
The majority of literature regarding bipolar memory development has been generated by 
Japanese electronics firms. By far the most common form of high speed memory is the 
ECL RAM, utilizing a resistive loaded, two transistor memory cell{l§nown as the parallel diode cell. 2 Most parallel diode memories have been 4·Kbit or smaller. Larger scale bipolar 
memories have been addressed in several papers, normally featuring an active loaded 
memory cell. 3 Another approach is the use of I2L memory cells with ECL interface 
circuitry, which provides high density and low standby current. 4 The following is a brief 
survey of published papers regarding high speed bipolar memory, including several types of 
memory cells. The final paper discusses the collector-coupled memory cell, which was 
utilized in the design of the memory addressed by this thesis. 5 
One of the most prolific groups involved in the development of high speed memories are the 
members of the Musashino Electrical Communication Laboratory of Nippon Telegraph 
and Telephone Public Corporation. Several papers have been published, documenting the development of ECL SRAMs, featuring the parallel diode memory cell. 6, 7 The memory 
utilized the parallel diode memory cell, which consists of emitter coupled transistors which 
are cross-coupled to form a latch. The load elements are resistors with diodes in parallel ( See Figure 5). 
The diode serves to prevent the transistors from saturating by keeping the base-collector junctions reverse biased. The diodes also add capacitance to the collector nodes of the 
transistors, the so-called ''latch points" of the memory cell. The added capacitance 
increases the stability of the cell by increasing the amount of charge that must be 
transferred to disturb the contents of the cell accidentally. The compactness of the cell 
suffers when large capacitance is desired, since Schottky diodes have rather low 
capacitance per unit area. This memory cell is common in small capacity, high speed ECL RAMs. 
A paper published in 1981 describes a lKbit RAM with ·3ns access time. 8 More recent 
papers by the same authors describe IKbit memories with 1.5ns access time ( 1984) and I 0.85ns access time ( 1986). 9, IO The speed improvements of the 1984 paper appear to have 
been achieved mostly, ~hrough process technology improvements. The 1986 paper describes I 
8 
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Figure 5. Parallel Diode Memory Cell 
two circuit techniques which contributed 50% of the speed improvements over the 1984 
design, with the remainder attributed to process improvements. The process for the 1986 
circuit featured a cutoff frequency, fr, of 12.4GHz. The cutoff frequency of a transistor is 
defined as the frequency at which the gain of the transistor falls to one. This cutoff 
frequency is often one half to one order of magnitude higher than the maximum frequency 
at which a gate can operate in the technology. One of the circuit techniques employed in 
reducing delays involved merging the read amplifier and the output buffer to reduce gate 
delays. The other was the incorpofation of capacitors in the address decoders and sense 
amplifiers which have the effect of changing the ECL reference voltage during switching to 
reduce delays. The 1986 design had a die size of 2.5 X 2.5mm and 950mW power 
dissipation. 
A IK X 4 bit ECL RAM was reported by a group at NEC in 1983. 11 This circuit featured 
4.Sns access time with typical power dissipation of I.SW. The process featured an fr of 
9GHz and shallow junction depths which indicated a very advanced process for its time. 
The majority of the paper is devoted to a description of the circuit operation. A 
conventional parallel diode memory cell was used, with 15µA/bit hold current and 
c-
0. 7 m A/bit read current. Particular attention was given to soft error rate, the susceptibility 
of a memory to lose its, contents when bombarded with alpha particles. Alpha particle 
hardness was improved at the cost of a slight reduction in speed by increasing cell 
9 
) 
.&: 
capacitance and controlling the rate with which read current is applied to the cells to 
increase the charge held in the memory cells. The overall die size was 3.516 X 1.16mm. 
c, 
• A 3.Sns, 16Kbit ECL RAM was reported at the 1986 International Solid State Circuits 
Conference by researchers at Hitachi Central Research Laboratory. 12 The problem of soft 
error immunity was solved by incorporating Taio5 capacitors into a standard parallel-
diode memory cell to increase the charge stored on the latch nodes. This improved soft 
error immunity, while avoiding large cell area that would result if the higher capacitance 
were achieved by increasing the area of the Schottky diodes. 
Researchers at Fujitsu Ltd. pu.blished a 1983 paper which described a 16Kbit ECL RAM 
with 15ns access time. 3 Significant attention was given to a comparison of parallel diode 
memory cells and active loaded memory cells. It was observed that low holding current, 
necessary for large memory arrays, is impractical for resistive loaded memory cells due to 
the area required to falfricate large load resistors. A pnp load cell was chosen to avoid this 
problem. Bit line loading was reduced to achieve faster bit line response by using an 
implant to lower the gain of memory cell npn transistors. The peripheral circuitry was not 
described in detail and appeared to use common ECL techniques. The die size was 
approximately 6.5 X 3.5mm and power dissipation was 700m W. 
A similar approach was takep by a group at IBM to create a 3ns, 32Kbit RAM. 13 Since 
the npn transistors of the active loaded cell are not clamped to save area, performance of 
the cell suffers from storage delays of the saturated transistors. Overall performance of the 
memory was improved through the use of high current word line charging and discharging 
r-- '" circuitry. The 3ns access time is comparable to that achieved with non-saturating memor~-) ' 
r--- ----- ---// ·-cells. 
( 
'"-
1 n 1982, a group comprised of employees of Nippon Telegraph and Teleph~e Public 
Corporation and Hitachi Ltd. published a paper describing an ECL compatible 12L 16Kbit 
SRAM. 4 The chip featured 25ns access time, with 600m W power dissipation. The goal of 
the design. was to ?Chieve a large capacity RAM with speed unattainable by MOS 
memories. The memory cell was a simple I2L R-S latch, while the peripheral circuitry 
was ECL. Overall power consumption was reduced by use of a standby mode, in which the 
bias supply for peripheral circuit current sources was lowered to decrease tree current when - . 
10 
the chip select was inactive. The minimum cell holding current was 0.2nA/ bit, which is 
rather low for an I2L circuit. This w~uld make the circuit extremely sensitive to leaky junctions and soft errors. The authors point out that IGn load resistors would be required 
to achieve such a low holding current in a parallel diode memory cell. The technology used 
to fabricate this device appears similar to AT&T's OXIL technology, with the exception 
that a smaller minimum emitter size was used. Overall die size was 6.2 X 5.3mm. 
The collector-coupled memory cell, an adaptation of I2L which utilizes a highly integrated 
structure, was proposed by F. J. Hewlett, Jr. of Texas Instruments in 1979. 5 The 
collector-coupled cell was smaller than MOS memory cells fabricated with the same design 
rules, while boasting better performance. The high packing density was achieved by using 
a pnp switching transistor with one of the pn junctions replaced by a Schottky contact. This permitted the stacking of the switching transistor above the npn load element. The details of the collector-coupled memory cell are discussed in a later section. 
Hewlett presented 110 actual measurements of speed or power consumption, but speculated 
that access times below 50ns would be attainable for a 4K SRAM. As will be demonstrated, the use of high speed peripheral circuitry can push access time well below 50ns for a collector-coupled memory. 
A paper delivered at the 1986 IEEE International Electron Device Meeting described 
approaches to high speed ECL RAMs, and technology improvements to increase speed and density. 14 Besides techniques mentioned above, the use of combined bipolar and CMOS (BiCMOS) technology to take advantage of the packing density of CMOS and the drive 
capability of Qipolar is discussed. The paper concludes that non-saturating memory cells 
are approaching the lowest access times attainable with usable levels of stability. To 
satisfy computer system needs for faster RAM, architectures that incorporate the logic 
with which the memory interfaces and the memory itself on the same chip to eliminate the delays of I/ 0 circuitry are a viable solution. 
Design Motivation 
The inspiration for the design presented in this thesis was provided by a 4K X 1 Bit Bipolar SRAM designed by Bell Laboratories irt 1981. The 4K X 1 Bit SRAM utilized 
11 
,, 
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OXIL technology and achieved 40ns row ac~ess time using the Collector-Coupled memory 
cell in an I2L ci~cuit with TTL compatible inputs and outputs.15 The intent of design 
presented in this thesis is to exploit the packing density afforded by the Collector-Coupled 
memory cell to produce a memory array that is of a manufacturable size in 4K and 16K 
bit configurations. A survey of high speed memories showed that circuits with access times / 
'. below 35ns typically featured ECL inputs and outputs. ECL inputs and outputs were 
chosen for this circuit because of high speed and the. ease with which ECL interfaces with 
the Collector-Coupled memory cell. 
The following section describes the design of the proposed memory, beginning with a 
discussion of the chip architecture followed by detailed descriptions of the individual 
functional building blocks. Where relevant, experimental simulation results that led to the 
final design parameters are included. 
The performance achieved in 4µm OXIL technology is presented for typical as well as 
worst case slow and fast processing. Performance is measured in terms of address access 
time; the time required from the application of a valid address for valid data to appear at 
the output. Simulation results are reported for a 1.5µm process and for a projected 0.5µm 
process. 
A discussion of the applicability of the proposed circuit topology to larger memories, and 
process improvements that could improve performance follows. By virtue of its' low power 
dissipation and high packing density, the collector~coupled memory cell is a viable choice 
for memory arrays of 16K bits and larger. Process technology improvements, primarily 
facilitated by improved lithography techniques and self-alignment of features, can 
significantly increase packing density, while reducing delays due to parasitic capacitance. 
The simulation results obtained in 4µm OXIL technology, and particularly those obtained 
in 1.5µm and 0.5µm technologies demonstrate the suitability of the Collector-Coupled 
memory cell for large, high speed memories. The proposed m.emory structure fills the void 
left in the speed-power-size trade-off by small, fast ECL memories and large, slow MOS 
memory. 
12 
2. Design Oleniew 
Architecture 
Input 
Buff era 
Row 
Decodrr 
Column 
Dttoder 
Read/ 
Write 
Control 
' 
Row 
Accru 
Circuitry 
Memory Cell Array 
Wrire Circuitry 
Read Circuitry 
Data 1/0 Butfru 
Figure 6. General Memory Architecture 
The memory circuit proposed in this thesis was designed to perform as an ECL compatible, 
stand-alone SRAM. Non-clocked memories have inputs that fall into three categories; 
control inputs, data inputs and address inputs. The control inputs determine whether or 
not the chip is active (for the case where more than one memory is connected to a data 
bus), and what type of operation is being carried out (read or write). The data ipput or 
inputs supply data to be stored in the memory during a write operation. The address 
inputs supply a binary address which uniquely specifies which memory cell is being read or 
written during a given operation. 
The active state of the device is controlled by a chip select input, which determines 
whether a row address is decoded and a row of cells is powered-up for reading or writing. 
It also forces the data coming off the chip into a low state, so that other memories on a 
13 
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common data bus can drive the bus in a "tied-OR" manner. A tied-OR gate is an OR iate 
achieved by tying together emitter-follower outputs of two or more ECL gates. A high ' 
output will override a low output, thus the result of conflicting outputs on the tied node in 
the circuit is a logic one. The selection of a read or write operation is controlled by a 
read/write input, with a high state indicating a read operation, and a low indicating a write 
operation. 
Data is passes to and from the circuit through bi-directional data ports. The direction of 
the bi-directional port is determined by the read/ write input (input for write operations, 
output for read operations). When a port is acting as an input, the output circuit is forced 
into a low state. The data bus driving the input circuit then overrides the output circuit, 
and valid data is passed into the write circuitry. When the chip select is active and a read 
operation is indicated, the output circuit is enabled, and the write circuitry is disabled so 
that the date being passed in through the input part of the buffer is ignored. 
The address decoding circuitry, as well as the input and output buffers are implemented in 
conventional non-complementary ECL logic with emitter-follower outputs. The emitter-
followers permit tied-OR logic, which is used to reduce the number of physical gates. This 
reduces power consumption as well as gate delays. As will be seen later, the tied-OR 
function is used to build an expandable decoder for addresses. 
The memory circuit proposed in this thesis is designed for use in 16 Kbit or larger memory 
arrays. To illustrate the function and performance of the circuit without prohibitive 
computer costs for simulation, a 16 X 1 bit memory was used. 
,, 
,' , 
The 16 X 1 bit structure is sufficiently large to indicate the function of a larger memory, 
while not being overly consumptive of computer resources for simulation. The method for 
expanding the 16 X 1 bit structure into a large memory array is described in the 
conclusion. 
Process Features and Limitations 
OXIL (OXide Isolated Logic) is a digital bipolar technology developed by Bell 
Laboratories in the late 1970's. 15, 16 OXIL evolved from earlier junction isolated 
technologies which had been used for TTL, I2L, and ECL circuits. Junction isolated 
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Figure 7. 16 X 1 Bit SRAM Architecture 
technologies used the npn transistor structure in its inverse-active operating mode for I2L 
circuits. OXIL features optimized "upward" npn transistors (buried emitter) in addition to 
conventional npn transistors (buried collector). Figures 8 and 9 · show structures for 
downward and upward npn transistors in OXIL technology, respectively. 
Table 1 gives pertinent characteristics of the various diffused layers. 16 The up transistor, 
when used with oxide isolation, provides I2L gates with exceptional packing density and 
speeds comparable to junction isolated l..1STTL. 
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Figure 9. OXIL Upward NPN Transistor 
The down npn tr~nsistor structure features a cutoff frequency (!7 ) of 2GHz. ECL gates •' 
can be powered as high as 16µA/J..Un2, beyond which gain roll-off limits speed. For a 
transistor with minimum emitter area of 64J,.Un2, this corresponds to a tree current of 
400µA. This power level yields lns gate delays for simple OR/NOR gates. Resistors can 
be fabricated using the down transistor base level (600 .Q/o), the p+ up-base contact level 
(60Q/o), or then+ buried layer (22Q/o). Two levels of metallization are available for 
interconnection. The lower level is made of titanium covered by platinum, and has a sheet 
resistance of 0.50 /o. The upper level identical to the first level with an added layer of 
gold, giving a final sheet resistance of 0.03Q /D. An extra layer of thick gold can be added 
to large power buses on upper metal, which lowers the upper level sheet resistance to 
approximately 0.00 In /o. Metal runners must be at least 4J..Un wide and 3J,.Un apart. 
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TABLE 1. OXIL Diffused Layer Characteristics 
Layer 
I' 
Type Resistance 
.I 
, ... / .,-
Substrate p 120cm 
Buried Layer n+ 30Q/o 
Epitaxial Layer - 0.3ncm n 
Extrinsic Base p+ 600/o 
Intrinsic Base p 600Q/o 
Emitter n+ 25n/o 
Ohmic contacts and Schottky diodes are fabricated by sintering platinum into contact 
windows to form PtSi. Contacts into the n- epitaxial layer form Schottky diodes; all other 
contacts are ohmic. 
The chief limitations in OXIL ECL circuits is the depth of the down transistor structure 
diflusions. The base width and lack of a low resistance base contact combine to cause gain 
roll-off at relatively low current density, thus limiting f T. Experimentation with oxide-
walled emitter transistors showed capacitance to be a secondary factor in speed 
performance. OXIL is poorly suited for parallel-diode ECL memories because of the lack 
of a high sheet resistance layer for load resistors. To maintain reasonable cell current in 
stand-by mode, two resistors above lOOKQ each are needed in each cell. Using the 
600Q /o base level and mi~imum linewidth ( 4µm), these resistors would be enormous. 
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3. Circuit Design 
General Considerations 
Apart from the memory cell array and the row access current source, the majority of the 
proposed memory is composed of ECL structures. The ECL gates were designed to obtain 
optimum performance by using the highest 11seful collector current for transistors in the 
gates. Excessive collector current was found to slow gate switching speed because of gain 
roll-off. Gate delay simulations were run at three primary tree currents over a. typical ,, 
operating temperature range to determine the optimum operating current (see Figure 10). 
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Figure 10. Gate Delay vs. Collector Current 
The maximum collector current for a minimum geometry transistor was chosen to be 
400µA. The speed improvement· gained by additional collector current is small compared 
to the additional power dissipation. In cases where higher currents were called for, the 
transistor emitter areas were increased to maintain current density equivalent to the 400µA 
level in the minim um transistor. 
Collector-Coupled or ~Inverted I2L' Memory Cell 
The Collector-Coupled Static RAM Cell was originally described by F. J. Hewlett, Jr. 5 
The collector-coupled cell features cross-coupled pnm (m= metal) transistors with a two 
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Figure 11. Collector-Coupled Memory Cell Schematic 
collector npn load transistor ( See Figure 11). 
The metal-silicon Schottky contact of the pnm device functions as a collector-base junction. 
The npn load device is fabricated as an "up" transistor in OXIL, with the switching pnm 
device stacked on top of it, as shown in Figure 12. 
Si02 
pnp collector 
n-
pnp emitter 
npn base pnp base npn collector 
n+ 
.,__ ________________ --' 
p 
n+ 
p-
npn emitter 
n+ 
Figure 12. Collector-Coupled Memory Cell Cross-Section 
This leads to an extremely compact memory cell, whose size is limited primarily by the 
contact window and metallization design rules. The function of the collector-coupled cell is 
most easily understood by recognizing the similarity between the cross-coupled gat~s in the 
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cell and conventional I2L gates. If the npn load transistor is looked upon as two separate 
transistors, each of the cross-coupled gates contains a pnp switching transistor with an npn 
injector. In this form, the gate appears to be an inverted I2L gate, wi(h output voltage 
levels referenced to the positive power supply rather than ground. Figure 13 depicts an 
2 -inverted I L gate. 
v+ 
. 
In 
Figure 13. Inverted I2L Gate 
Stability of the collector-coupled memory cell is dependent upon the gain of the pnm device 
being greater than unity. This condition imposes a lower limit on cell current for stability, 
which is on the order of lnA per cell. This low current level is practical only in the ideal 
environment of a simulator and would lead to noise susceptibility, as well as poor yield due 
to minor junction defects causing leakage on the order of the cell current. To keep power 
dissipation low, while maintaining a reasonable current level to avoid defect problems, 
25nA per cell was used as holding current. Read and write operations are speeded up by 
increasing the current of the selected row of memory cells. Switching speed and bit line 
driving capability were found to improve with increased current up to lmA per cell. 
Beyond this point, little improvement is achieved due to excess charge storage in the 
saturated pnm transistor. Read current above 1.25mA per cell led to corruption of data in 
the selected memory cells during read operations. lmA per cell was cn,osen as the 
read/write current level to maximize speed performance. 
Data is written into the memory cell by raising the bit line corresponding to the data to be 
written. If the zero bit line is raised to the upper word line voltage, Q2 is turned off, 
leaving the base of QI to source the current drawn by the load transistor, Q3 (refer to 
I . 
:) Figure 11). The collector-emitter voltage of Q3 (V cE 3) is near zero, thus Q3 saturates, 
leaving the cell in its stable holding state. The contents of the cell are read by 
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Figure 14. Access Time vs. Cell Read Current 
differentially sensing the bit lines. 
Address Decoder 
Memory cells to be written or read are specified by a binary address. In the 16 X 1 Bit 
memory array, two address bits are used to specify which of the four rows of memory cells is selected, and two bits are used to specify which of the four columns is selected. The 
address bits are decoded by two to four line decoders, one for the row address and one for 
the column address. The decoders are impleme~ted using two gates which produce the 
true and inverted sense of each address bit. Dual emitter-followers are used on both 
outputs of each gate, so that outputs can be tie-ORed to create the decoder outputs. This 
scheme is easily expanded to larger addresses by increasing the number of outputs for each gate to provide for the added tied-OR output nodes. 
Holding Current Source 
The holding current required to maintain the contents of inactive memory cells need not be 
tightly controlled, provided it does not decrease to the point where power supply noise 
causes corruption of the data. As a result, a simple current source can be used to generate 
the holding current. A Widlar current source with a resistor to set the reference current, 
and a mirror transistor for each row of memory cells was used. The emitter resistors of the 
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Figure 16. Holding Current Source 
. 
. mirror transistors help to compensate for resistive drops in the bias bus that. distributes the 
reference V BE around the chip. 
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Row Access Current Source 
-
Figure 17 shows the schematic of the row access current source. 
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Figure 17. Row Access Current Source 
The requirements for the read/ write current sources are similar to those for the holding 
current source, except that the read/write current source must be capable of switching on 
and off rapidly in response to the row address. The controlling logic for the current source 
is the row enable (active low) and the chip select (CSN - active low). The row access 
current source is on when both signals are active. A logic NOR function satisfies this 
condition, which is accomplished with a conventional ECL NOR gate. The emitter follower 
outputs of the NOR gate drive a current switch which controls the reference side of a 
current mirror. When the current source is enabled by its logic inputs, base drive is 
provided to Q3, which turns on the reference side of the current mirror. When the current 
source is disabled, the base drive to Q3 is drawn into the collector of Q8, shutting down the 
current mirror. The current source made up of Q6, Q7 and Q8 provides a means of 
quickly turning Q3 off, reducing the current source turn-off delay time considerably over 
the same circuit without the active shut-off circuit. A single read/write current source is 
sufficient to drive the lower word line for a full row in tQe memory array, at lmA per cell. 
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upper word line 
Figure 18. Load Cell 
The load cell is connected between the upper word line of the memory cell and the positive 
power supply, GND. Its purpose is to set the voltage level of the upper word line in 
response to the cell current. A parallel resistor and diode combination is used with a 
resistor value chosen such that the upper word line approaches ground in the condition 
;, 
where only holding current is being drawn through the cell, and is clamped to one diode 
below ground when the row access current source is turned on. 
This design of the load cell, in combination with the characteristics of the collector-coupled 
memory cell, provide two useful results. First, the logic swing of a selected memory cell is . 
approximately from -1.5V for a logic zero to -0.7V for a logic one. This is compatible with 
standard ECL levels. Second, the upper word line voltage for an unselected cell is 
sufficiently high that an unselected cell cannot be written accidentally by the write driver 
circuit. One load cell is required for each read/ write current source, thus for the 16 X 1 
bit example, one load cell per row is used. The diode was implemented with a transistor 
\Yhose base and collector terminals were tied together. The emitter area of the transistor ,, 
was chosen to be 25 times the minimum emitter area to mjnimize the diode series 
resistance. The load resistor was a 250.Q p + extrinsic base resistor. 
Write Driver 
The logic levels of a selected memory cell are -1.5V for a logic zero and -0. 7V for a logic 
. 9ne. Since these levels are similar to the output levels of a typical ECL gate, a special 
write driver circuit is not required. The write driver applies data to column bit lines. Only 
a selected memory cell will respond to the data on the bit lines. The write driver writes 
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Figure 19. Write Driver 
data to the memory cell by raising the bit line corresponding to the data to be written to a 
logic one. 
1
, The write driver circuit has five inputs, the chip select ( CSN - active low), the I 
column enable (CE), the write enable (WE), and both the inverted and non-inverted sense 
of the write data (D and DN) from the data I/ 0 port. The zero bit line is raised -if the 
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chip is selected, the column is enabled, a write operation is indicated, and the data from 
the I/ 0 port is a logic zero. The one bit line is raised for the identical case except for the 
data being a logic one. 
The current sources on the emitter followers of the write driver provide loading for the bit 
'II 
lines, even during read operations. The sink current of these current sources proved to be 
critical in operation of the memory cell, since a selected cell must source this current 
during read operations. 200µA was four1d to be the largest usable sink current. Less 
current would slow writing operations, while more current was found to corrupt the 
contents of a cell being read. 
Read Amplifier 
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Figure 20. Read Amplifier 
Selected memory cells are read by an ECL gate with differential inputs connected between 
the bit lines. The inverted output of the amplifier is NORed with t0he active low column 
enable signal to provide a data output that can be tied-ORed with other yolumn outputs to 
drive the data I/ 0 port. The active low read enable signal is included in the tied-OR to 
a 
force the output section of the I/ 0 port to a logic zero diuring write operations. This allows 
26 
the external device driving the data 1/ 0 port during write operations to override data 
coming from the read amplifier. 
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(b) Input Buffer with Inverting outputs 
The structure used for the input and output gates is similar in: form to the internal ECL 
gates. Input buffers were designed with either two inverting outputs or with one inverting 
and one non-in~rting output. Schottky diodes to each power supply were included to 
shunt electro-static charge that might otherwise damage the emitter.;.base junction of the 
' 
input transistor. All iQput signals are referenced to a reference voltage INREF. INREF is 
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compensated for temperature and power supply voltage variations to give a constant input 
{ threshold. 
The output buffer features large geometry transistors to support line driving capability. 
The output emitter-follower transistor has 30 times minimum emitter area, while the 
transistors int e differential tree have 5 times minimum emitter area. The tree current of 
the output bu er is 3mA, which can support lOK ECL output voltage levels into a lOOn 
load resistor to -2V. To achieve lOK ECL compatibility, the tree current source must vary 
inversely with resistor values as temperature changes. Bias to current source is provided by 
a band-gap reference. Additional components can be added to achieve lOOK ECL 
compatibility. 17 
Reference Voltage and Current Source Bias Generators 
The basis for all internal reference voltage and bias generators is a V;E circuit, in which 
a resistor is connected across the base emitter junction of a transistor. The resistor value is ' 
h h h h . V BE . Id h d . d . S. 11 . 1 c osen sue t at t e ratio y1e s t e es1re operating current. 1nce a 1nterna R 
current sources are either 200 or 400µA, 200µA was chosen as the operating current. V BE 
is the base emitter junction potential of a minimum geometry transistor with 200µA of 
emitter current flowing. Matched pnp transistors are used to transfer the reference current 
to a tree containing a current source as used for all internal applications. The reference 
current flows through the tied base and collector nodes of the current source transistor. 
The base node of this current source acts as the bias voltage for all internal current 
sources, which then run at 200µA. 400µA current sources are constructed of two iooµA 
current sources in parallel. 
The internal threshold reference voltage, !REF, is generated by pulling 200µA through a 
V ;E circ~it with a voltage divider to produce a -0.5 V BE reference voltage. This reference 
voltage is run through a differential amplifier with negative feedback and then through an 
emitter follower to give a final output level of -1.5 V BE or approximately -1.2V, the center 
of the ECL logic swing. The emitter- follower circuit gives low output impedance to 
minimize transient disturbances, while the feedback amplifier minimizes effects of DC 
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Figure 22. Current Source Bias Generator 
loading on the reference voltage. 
I 
/ 
200µA Current Source 
Bias for the output buffer current source and the input buffer threshold level are provided 
by a band-gap circuit. The operation of the band-gap circuit could be the topic of a thesis 
in itself, and is not relevant to the development of a static RAM. Band-gap circuits are 
described in detail in numerous journal articles and papers. 18 This band-gap circuit 
provides a -1.5 V BE level and a -4.05V current source bias, both being temperature 
invariant. 
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Figure 23. IREF Generator 
4. Performance 
Timing Characteristics 
\ 
\ 
-l.5VBE 
Speed performance characteristics by which memories are judged are minimum address 
access time and minimum write pulse width. Figure 25 shows read and write cycle 
waveforms for this memory. 
Performance measurements were made by simulation using ADVICE Version lM on an 
Amdahl mainframe computer. 19 The ADVICE transient simulation waveforms are 
included in the appendix. OXIL device models were developed from actual device 
measurements by Bell Labo~atories modeling group. 20 Table 2 summarfzes the salient 
timing characteristics, with the address access time divided into its component delays. The 
total address access time was measured at 27 .75ns. The minimum recognizable write pulse 
widtl was measured at 9.60ns. Maximum and minimum .. delays were simulated using 
worst case slow and worst case fast processing, respectively. Worst case slow processing 
reflects highest possible resistors and lowest possible transistor gains. Similarly, worst case 
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Figure 24. Band-Gap Reference 
fast processing reflects low resistors and high gains. 
Power Consumption 
The total power consumed by the 16 X 1 bit memory is dependent on the state of the chip 
I 
select input. The total inactive power is 226m W, and is broken down into)its components 
in Table 3. When the chip select input is active, cell read-write current is added, raising 
the total power dissipation to 283m W. The power for an unselected bit in the memory 
array is 0.52µW, which corresponds to 8.72mW for a 16Kbit memory array. 
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TABLE 2. Address Access Time Measurements 
Circuit Element Min. Delay Norn. Delay 
Input Buffer 0.62ns 0.55ns 
Address Decoder 2.07ns 1.84ns 
Row Access Current Source 6.80ns 6.09ns 
Memory Cell 5.23ns 5.19ns 
. 
Sense Amplifier 12.1 ?ns 11.60ns 
Output Buffer 3.72ns 2.50ns 
Total Address Access Time 30.60ns 27.75ns 
Minimmn Address A-ccess 11me 
Valid Address 
Read 
Valid Output Data 
Max. Delay 
0.45ns 
1.52ns 
5.48ns 
4.54ns 
10.58ns 
1.39ns 
23.97ns 
A significant improvement in speed is attainable through scaling of the npn transistors in 
the ECL portion of the circuit. Performance will benefit by lateral as well as vertical 
scaling. As an example of the improvements that are possible, the 16 X 1 bit memory was 
simulate.d using device models representing AT&T's proprietary SFOXIL (Scaled Fast 
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TABLE 3. Typical Power Dissipation 
Circuit Element Power 
Input Buffers 43.68mW 
( . 
Address Decoders 16.64mW 
Sense Amplifiers 24.96mW 
Write Drivers 24.96mW 
Row Access Current Sources 100.IOmW 
Holding Current Sources 2.08µW 
Total Power Dissipation 226mW 
OXIL) technology, which features fr of 5GHz. Address access time was 12ns, with no 
increase in power over the 27ns, 283m W OXIL simulations. Such process improvements 
would put this memory on par with currently available memories in the 16Kbit and larger 
category. 
Further significant improvements in speed can be achieved· by projecting the 16 X 1 bit 
memory into a speculative 0.5µm technology. Recent literature suggests that such a 
technology will be available within the next two or three years. The majority of 
improvements apply to buried collector npn transistors. A 0.5µm technology would utilize 
self-aligned diffusions to achieve ·Very small spacings, particularly between the base and 
emitter contacts. Reducing the base to emitter contact spacing from 4µm to 0.5µm, along '; 
with including an extrinsic base implant to lower resistance of the non-active portion of the 
base region, will lead to more than an order of magnitude reduction in extrinsic base 
resistance. Reducing the emitter stripe width from 4µm to 0.5µm and adding dual base 
contacts, one on each side of the emitter, will reduce the intrinsic base resistance by more 
than an order of magnitude. General device are~;eduction will yield a twenty to one 
reduction in parasitic capacitance. A 0.5µm technology would be expected to have a 
transistor cutoff frequency of 15GHz or more. This should lead to a corresponding 
reduction in forward transit time from 80ps for OXIL to approximately 6ps. Upward npn 
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transistors and pnm transistors will not benefit dramatically by self-alinging. Since the 
performance of the upward npn transistor is determined primarily by doping profiles and 
isolation line-width control, scaling will produce only modest reductions in parasitic 
capacitance. The pnm transistor gain will improve some from the reduction in epitaxial 
layer thickness that would accompany a move to 0.5µm design rules. ADVICE model 
parameters for a speculative 0.5µm technology are given in the appendix. 
Simulations performed using 0.5µm technology models indicated that the address access 
time could fall as low as 6.5ns, with the power level of all gates kept the same as used in 
the OXIL circuit. The delay due to the memory cell dominates the address access time, 
indicating that further scaling would have little effect on address access time unless the 
upward npn transistor and pnm transistors of the memory cell can be shrunk significantly. 
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5. Conclusion 
The need for high speed, high density data storage has been answered by the development 
of semiconductor memory. Semiconductor memories sacrifice the massive capacity 
achievable with magnetic media to attain higher speeds required for direct interfacing with 
processors. A broad spectrum of speed and size combinations exists among semiconductor 
I> 
memories. Random access memory development has mostly followed two directions; 
memories featuring large capacity and low speed have been developed, along with 
memories with small capacity and very high speed. The middle ground, which today lies in 
the 16K to 64K bit and 5 to 30ns access time range, has remained largely unexplored. 
Nonetheless, memories in this category may provide· an economical alternative for 
' 
applications where memory that exceeds MOS speed capability is needed in large quantity. 
A memory architecture has been presented that can be assembled to provide a memory 
that fits between the extremes of size and speed. The power dissipation per bit makes this 
memory circuit approach appropriate for 16Kbit and larger arrays. The address access 
c;> 
time is· significantly faster than larger capacity MOS RAMs, without significantly higher 
power dissipation. The collector-coupled memory "cell, featuring compact layout and 
operation over a wide ra11ge of current, provides the basis for this memory. ECL interface 
circuitry keeps delays to a minimum, and provides driving capability for capacitive loads. 
All portions of the 16 X 1 bit memory were designed with expandability in mind, since the 
choice of memory cell was based on the objective of creating a circuit that would be 
feasible at I6Kbit size and larger. Expansion is achieved by simply replicating the blocks 
of the 16 X 1 bit array, except for the address decoders, which are expandabl@ through the 
tied-OR gates at their outputs. Since additional emitters are required on the decoder 
emitter-follower transistors to expand the tied-OR gate, large expansion of the decoder 
would be more practical using two or more stage decoding. 
Various word sizes can be achieved by using one column address decoder output to drive 
the column enable inputs of the read and write circuitry for each bit of a word. Figure 26 
shows the 16 X 1 bit array reconfigured as a 4 X 4 bit array. 
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( all untied column enable inputs are tied to logic 1) 
Figure 26. 4 X 4 Bit SRAM Architecture 
The ultimate speed of this memory is limited by OXIL trar1sistor performance as well as 
memory cell bit line driving delays that are inherent in the collector-coupled memory cell. ~ 
The ability of the memory cell to drive the bit lines is a function of the gain of the pnm 
transistor. Since this device is operated in an inverted mode, the characteristics of the 
emitter and base regions are difficult to control in processing, and make optimization of this 
device impractical. Shrinking of design rules will reduce capacitive loading on the bit lines, 
which will decrease access delays due to the memory cell. 
a ~ 
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If GtKrent trends in lithography improvement continue, feature sizes of 0.5J.Un will be 
achieved within the next two to three years. Based on predicted device parameters for a 
0.5J.Un technology, an access time of 6.5ns may be attainable with the proposed memory 
architecture. As transistor performance is improved, the collector-coupled memory cell 
becomes the dominant factor in access time. This can be attributed to the difficulty in 
scaling the p-n-metal transistor for improved performance. No significant size reduction 
can be predicted for the p-n-metal transistor based on lithography techniques alone. Very 
tight control of the isolation oxide growing process is required to reduce upward transistor 
areas, and similarly tight control over the thickness of the epitaxial layer and other 
diffusions is needed to raise p-n-metal transistor gain. 
~ The 27ns access time demonstrated for this memory in OXIL technology is comparable to 
results 'reported in journals for memories in similar technologies. The true merits of the 
proposed memory architecture are evident in the simulation results obtained for state-of-
the-art process technology. With no increase in power dissipation, a 50% speed 
improvement can be achieved by moving from 4J.Un design rules to I.SJ.Un design rules. 
Another 50% improvement can be achieved by further size reduction to 0.5J.Un design rules. 
0.5J.Un design rule technologies should be available within the next two years, based on 
recent publications. \Vith an access time of 6.5ns, Collector-Coupled, ~CL compatible 
memories can satisfy applications where only small capacity ECL RAMs sufficed in the 
past. 
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Appendix 
16 X 1 Bit Memory Network Description (See Figure 7) 
* test 13 
************************** 
.use library 
xcaO bOO wua wla blO cell 
xcal bOl wua wla bl I cell 
xca2 b02 wua wla b12 cell 
xca3 b03 wua wla bI3 cell 
xcbO bOO wub wlb blO cell 
xcb 1 bOl wub wlb b 11 cell 
xcb2 b02 wub wlb b 12 cell 
xcb3 b03 wub wlb b13 cell 
xccO bOO wuc wlc blO cell 
xccl bOl wuc wlc b 11 cell 
xcc2 b02 wuc wlc b12 cell 
xcc3 b03 wuc wlc b13 cell 
xcdO bOO wud wld blO cell 
xcdl bOl wud wld bl I cell 
xcd2 b02 wud wld b 12 cell 
xcd3 b03 wud wld b 13 cell 
xloada wua load 
xloadb wub load 
xloadc wuc load 
xloadd wud load 
xcsxa rena csn wla csx 
xcsxb renb csn wlb csx 
xcsxc renc csn wlc csx 
xcsxd rend csn wld csx 
xcsha wla csh 
xcshb wlb csh 
xcshc wlc csh 
xcshd wld csh 
xwO we cenO csn dii din bOO blO write 
xwl we cen 1 csn dii din bOI b 11 write 
xw2 we cen2 csn dii din b02 b12 write 
xw3 we cen3 csn dii din b03 b13 write 
xrO bOO blO cenO doi read 
xrl bOl bl I cenl doi read 
xr2 b02 b12 cen2 doi read 
xr3 b03 b 13 cen3 doi read 
xdecr aOn aln rena renb renc rend 2t4 
xdecc a2n a3n cenO cenl cen2 cen3 2t4 
xaO aO aOn aOn ibii 
xal al aln aln ibii 
xa2 a2 a2n a2n ibii 
xa3 a3 a3n a3n ibii 
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xcs cs csn doi ibii 
xr/wn r/wn r we ibni 
xdo doi do obi 
rO do vO 100 
vO vO Ode -2 
xdi di dii din ibni 
************************** 
.init v(aOn)= -1.7 v{aln)=-0.7 v(a2n)= -0.7 v(a3n)= -0.7 
.init v(doi)=-1.7 v(rend)= -.7 
.opti reltol= .1 
vcs cs O de -0.7 
vr/wn r/wn O pulse (-1.7 -0.7 80ns 2ns 2ns 80ns 160ns) 
vaO aO O pulse (-0.7 -1.7 40ns 2ns 2ns 40ns 80ns) 
va 1 a 1 0 de -1. 7 
va2 a2 0 de -1. 7 
va3 a3 0 de -1.7 
vdi di O pulse (-1. 7 -0.7 40ns 2ns 2ns 40ns 80ns) 
************************** 
.out vbOO bOO 0 
.out vwla wla 0 
.out vwlb wlb 0 
.out vwle wle 0 
.out vwld wld 0 
.out vblO blO 0 
.out vbOl b0I 0 
.out vbll bll 0 
.out vb03 b03 0 
.out vb13 bl3 0 
.out vcenO cenO 0 
.out vcenl eenl 0 
.out ves cs 0 
.out vwe we 0 
.out vrena rena 0 
. out vrenb renb 0 
.out vrenc renc 0 
.out vrend rend 0 
.out vaO aO 0 
.out val al 0 
.out va2 a2 0 
.out va3 a3 0 
.out vdi di 0 
.out vdin din 0 
.out vr/wn r/wn 0 
.out vdo do 0 
.out vdoi doi 0 
.sout tddec tr cross vaO -1.3 3 vrend -1.3 3 
.sout tdcsx tr cross vrend -1.3 3 vwld -1.2 3 
.sout tdcell tr cross vwld -1.2 3 vb03 -1.2 4 
.sout tdamp tr cross vb03 -1.2 4 vdoi -1.3 4 
.sout tdobi tr cross vdoi -1.3 4 vdo -1.3 4 
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.sout tacc tr cross vaO -1.3 3 vdo -1.3 4 
*************************** 
.end 
4µm OXIL Models and Subcircuits 
*********************************************************************** 
* power supplies and references 
vee vee gnd -5.2 
vgnd gnd O 0 
vinref inref gnd -1.2 
voref oref gnd -1.3 
viref iref gnd -1.2 
* resistors to prevent problems with hanging supplies 
rvee vee O le+ 9 
rgnd gnd O le+ 9 
rinref inref O le+ 9 
roref oref O 1 e+ 9 
riref iref O le+ 9 
*********************************************************************** 
* transistor models and subcircuits 
* 
* p-n-metal transistor model - must be used with up npn transist_or 
.model pnmmod pnp rbx= 0 rbi= 3. 750e+ 3 re= 0 
+ re= 0 ees= 0 cbs= 0 is= 4 .757e-l 7 
+ il= 0 .69le-I8 i2= 0 ne= 2 ik= 0.5e-3 
+ vaa= 20 tfo= 1 .368e-9 cje= 59.90e-15 pe= 0.75 
+ me= 0 .333 be= 0.1 i3= 0.69 le-18 i4= 0 
+ nc= 2 ikr= 0 .5e-3 vb0= 6 tra= 1.368e-9 
+ cjc= 8 .35e-15 pc= 0.4 me= 0.5 be= 0.1 
+ td= 0 ea= 1 .240 dea= 0. 08 to= 25 
+ ifp= 2e-1 l npe= 3 irp= 0 npc= 3 
.subckt pnm2c cl c2 b e 
ql cl be pnmmod 
q2 c2 b e pnmmod 
dl cl b shd 
d2 c2 b shd 
.finis 
.model shd sbd 
.model dmin npn ( rbx = 4.500e+ 02 rbi = 2.500e+ 02 re = 130 
+ re = 0. ccs = 0.07pf cbs = 0. is = 1.20e-17 
+ il = 2 .OOOe-19 i2 = 5.000e-15 ne = 2.000e+ 00 ik = 1.600e-03 
+ vao = 20 tfo = 8 .OOOe-11 cje = 6.300e-14 pe = 7.500e-0I 
+ me = 3 .330e-0I be = 1.000e-01 i3 = 1.200e-17 i4 = 0. 
+ nc = 2 .OOOe+ 00 ikr = 0. vbo = 7 tro = 9.900e-10 
+ cjc = 5 .800e-14 pc = 7.500e-01 me = 3.330e-0I be = 1.000e-01 
I + td = 0 . ea = l.240e+ 00 dea = 8.000e-02 to = 2.500e+ 01 
+ ifp = 2 .OOOe-03 npe = 3.000e+ 00 irp = 0. npc = 3.000e+ 00) 
* 
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.subckt min c b e 
ql c be dmin 
.finis 
• 
*oxil up xistor, 8 x 10 um emitter - .must hse with subp parasitic xistor 
.model upn npn ( rbx = 0. i rbi ;f 4.160e+ 03 re = 0 
+ re = 1 .500e+ 01 ccs = 0. cbs'-= 0. is = 6.000e-17 \ 
+ il = 6e-18 i2 = 0 . ne = 2.000e+ 00 ik = 9.900e-04 
+ vao = 15 tfo = 1 .400e-10 eje = 4.800e-14 pe · = 7.500e-Ol 
+ me = 3 .330e-01 be = 1.000e-01 i3 = 7.000e-19 i4 = 5.500e-I5 
+ nc = 2 .OOOe+ 00 ikr = 3.SOOe-04 vbo = 6 tto = 0.300e-09 
+ cjc = 1 .800e-14 pc = 7 .500e-O I me = 3.330e-O I be = l .OOOe-01 
+ td = 0. ea = l.240e+ 00 dea = 8.000e-02 to = 2.500e+ 01 
+ ifp = 2 .OOOe-11 npe = 3.000e+ 00 irp = 0. npc = 3.000e+ 00) 
* axil substrate pnp (buried layer= base) for 8um x 9um p+ (n39) area 
.model subp pnp ( rbx = 0. rbi = 1.000e+ 02 re = 4.000e+ 01 
+ re = 0 . ccs = 0. cbs = 0. is = 2.850e-I9 
+ il = 3 .640e-19 i2 = 5.860e-15 ne = 2.000e+ 00 ik: = 2.000e-03 
+ vao = 0 . tfo = l .500e-08 cje = 1.080e-l 3 pe = 7 .500e-O 1 
+ me = 3 .330e-Ol be = 1.000e-01 i3 = 1.0lOe-20 i4 = 0. 
+ ne = 2 .OOOe+ 00 ikr = 2.000e-03 vbo = 0. tro = l.OOOe-08 
·. + eje = 0 .24pf pc = 7.500e-O 1 me = 3.330e-0I be = 1.000e-01 
+ td = 0. ea = 1.240e+ 00 dea = 8.000e-02 to = 2.500e+ 01 
+ ifp = 0 . npe = 3.000e+ 00 irp = 0. npc = 3.000e+ 00) 
.model pnpv pnp (rbx = 500. rbi = l .OOOe+ 03 re = 8.000e+ 01 
+ re= 0 . ccs = 0. cbs = O.Olpf is= 2.0e-17 
+ il = 3 .640e-19 i2 = 5.860e-15 ne = 2.000e+ 00 ik = 5.000e-05 
+ vao = 0 . tfo = 1.500e-09 cje = 0.045pf pe = 7 .500e-0 I 
+ me= 3 .330e-OI be= 1.000e-01 i3 = l.OIOe-20 i4 = 0. 
+ ne = 2 .OOOe+ 00 ikr = 5.000e-05 vbo = 0. tro = 1.SOOe-09 
+ cjc = 0 .Olpf pc = 7.500e-0I me= 3.330e-0I be= 1.000e-01 
+ td = 0 . ea= 1.240e+ 00 dea = 8.000e-02 to= 2.500e+ 01 
· + ifp = 0 . npe = 3.000e+ 00 irp = 0. npc = 3.000e+ 00) 
* 
* subcircuit "upn2c" - 2 collector up npn transistor 
.subckt upn2c cl c2 b e 
ql cl be upn 
q2 c2 be upn 
.finis 
* 
* subcircuit "min2e" - double minimum emitter transistor 
.subckt min2e c b el e2 
xql c b el min 
xq2 c b e2 min 
.finis 
* 
* subcircuit "min2x" - 2x emitter transistor 
.subckt min2x c b e 
xql c be min scale= 2 
.finis 
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* 
* subcircuit "min3x" - 3x emitter transistor 
.subckt min3x c b e 
xql c b e min scale= 3 
.finis 
• 
* subcircuit "min4x" - 4x emitter transistor 
.subckt min4x c b e 
xql c be min scale= 4 
.finis 
* 
* subcircuit "min6x" - 6x emitter transistor 
.subckt min6x c b e 
xql c be min scale= 6 
.finis 
* 
* subcircuit "min7p5x" - 7 .5x emitter transistor 
.subckt min7p5x c b e 
xql c be min scale= 7 .5 
.finis 
* 
* subcircuit "min 12x" - 12x emitter transistor 
.subckt min 12x c b e 
xql c b e min scale= 12 
.finis 
* 
* subcircuit "min25x" - 25x emitter transistor 
.subckt min25x c b e 
xq 1 c b e min scale= 25 
.finis 
* 
.. s,,. 
* subcircuit "min50x" - 50x emitter transistor 
.subckt min50x c b e 
xq 1 c b e min scale= 50 
.finis 
* 
* subcircuit "min 1 OOx" - 1 OOx emitter transistor 
.subckt minlOOx c be 
xql c be min scale= 100 
.finis 
* 
* subcircuit "min 162x" - 162x emitter transistor 
.subckt min 162x c b e 
xq I c b e min scale= 162 
.finis · 
* 
************************************************************************** 
* diode subcircuits 
* 
* subcircuit "sd400g" - 400 square micron, guard-ringed schottky diode 
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.subckt sd400g p n 
di p n s400g 
.finis , 
.model s400g sbd il= 0 i2= l.6pa n= 1.063 rs= 120 phi= 0.7 ea= 0.84 m= 0.335 
+ b= 0 .1 ta= 25 cj0= 0.036pf tt= 0.14ns , 
* 
************************************************************************** 
* resistor subcircuits 
* 
* parasitic diode model for base resistor 
.model dparn2 d cj0= 0.025pf 
* parasitic diode model for extrinsic base resistor 
.model dparn39 d cj0= 0.07 5pf 
* parasitic diode model for buried layer resistor 
.model dparn3 d cj0= 0.4 I 9pf 
* 
* subcircuit ''bbl4p5m" - 4 .5 ohm buried layer resistor 
.subckt bbl4p5m r 1 r2 
rl rl r2 4 .5 
d 1 r 1 gnd dparn3 0 .02 
d2 r2 gnd dparn3 0 .02 
.global gnd 
.finis 
* 
* subcircuit ''beb250m" - 250 ohm extrinsic base resistor 
.subckt beb250m r 1 r2 
rl rl r2 250 
d 1 r 1 gnd dparn39 1 .25 
d2 r2 gnd dparn39 1 .25 
.global gnd 
.finis 
* 
* subcircuit ''beb325m" - 325 ohm extrinsic base resistor 
.subckt beb325m rl r2 
rl rl r2 325 
d I r I gnd dparn39 I .62 
d2 r2 gnd dparn39 1 .62 
.global gnd 
.finis 
* 
* subcircuit 'beb590m" - 590 ohm extrinsic base resistor 
.subckt beb590m r 1 r2 
rl rl r2 590 
dl rl gnd dparn39 3 
d2 r2 gnd dparn39 3 
.global gnd 
.. finis 
* 
* subcircuit ''b I p25km" - I .25k ohm base resistor 
.subckt blp25km rl r2 
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rl rl r2 1 .25k 
d 1 r 1 gnd dparn2 0 .63 
d2 r2 gnd dparn2 0 .63 
.global gnd 
.finis 
* 
* subcircuit 'blp5km" - 1 .5k ohm base resistor 
.subckt blp5km rl r2 
rl rl r2 1 .5k 
dl rl gnd dparn2 0 .75 
d2 r2 gnd dparn2 0 .75 
.global gnd 
.finis 
* 
* subcircuit ''b2p5km" - 2 .Sk ohm base resistor 
.subckt b2p5km r 1 r2 
rl rl r2 2 .5k 
d 1 r 1 gnd dparn2 1 .25 
d2 r2 gnd dparn2 1 .25 
.global gnd 
.finis 
* 
* subcircuit ''b3km" - 3k ohm base resistor 
.subckt b3km rl r2 
rl rl r2 3k ) 
dl rl gnd dparn2 I .5 
d2 r2 gnd dparn2 1 .5 
.global gnd 
.finis 
* 
* subcircuit ''b 11km" - l lk ohm base resistor 
.subckt bl lkm rl r2 
rl rl r2 1 lk 
dl rl gnd dparn2 5 .5 
d2 r2 gnd dparn2 5 \5 
.global gnd 
.finis 
* 
* subcircuit 'b2Ikm" - 2Ik ohm base resistor 
.subckt b2Ikm rl r2 
rl rl r2 2Ik 
dl rl gnd dparn2 10 .5 
d2 r2 gnd dparn2 10 .5 
.global gnd 
.finis 
* 
/ 
/ 
* subcircuit 'b45km" - 45k ohm base resistor 
.subckt b45km r 1 r2 
rl rl r2 45k 
dl rl gnd dparn2 22 .5 
46 
" 
d2 r2 gnd dparn2 22 .5 
.global gnd 
.finis 
• 
* subcircuit "b 1 p2mm" - 1 .2m ohm base resistor 
.subckt blp2mm rl r2 
rl rl r2 1 .2~+ 6 
dl rl gnd dparn2 600 
d2 r2 gnd dparn2 600 
.global gnd 
.finis 
* 
************************************************************************** 
* functional block subcircuits 
* 
* subcircuit "cell" - collector coupled memory cell (see Figure 11) 
.subckt cell bO wu wl bl 
xql (bq2,b0,bql,wu) pnm2c 
xq2 (bql ,bl,bq2,wu) pnm2c 
xq3 (bq2,bq 1,wu,wl) upn2c 
.finis 
* 
* subcircuit "ibni" - eel input buffer (see Figure 21) 
.subckt ibni i oi on 
xql cl i e min 
xq2 c2 inref e min 
xq3 gnd c 1 oi min2x 
,~ 
xq4 gnd c2 on min2x 
xr 1 gnd c 1 b2p51'm 
xr2 gnd c2 b2p5km 
xdl i gnd sd400g 
xd2 vee i sd400g 
ie e vee 400ua 
ioi oi vee 400ua 
ion on vee 400ua 
.global vee gnd inref 
.finis 
* 
* subcircuit "ibii" - eel input buffer (see Figure 21) 
.subckt ibii i oi 1 oi2 
xql cl i e min 
xq2 gnd inref e min 
xq3 gnd c 1 oi 1 min2x 
xq4 gnd c 1 oi2 min2x 
xrl gnd cl b2p5km 
xdl i gnd sd400g 
xd2 vre i sd400g 
ie e vee 400ua 
ioi 1 oi 1 vee 400u a 
ioi2 oi2 vee 400ua 
47 
.global vee gnd inref 
.finis 
* 
* subcircuit "obi" - eel output buffer (see Figure 21) 
.subckt obi i o 
xql cl i e min7p5x 
xq2 gnd oref e min7p5x 
xq3 gnd cl o minl62x 
xrl gnd cl beb325m 
xdl o gnd sd400g 
xd2 vee o sd400g 
itr ee e vee 3e-3 
.global vee gnd oref 
.finis 
* 
* subcircuit "load" - load cell for row with 4 cells (see Figure 18) 
.su bckt load wu 
xql gnd gnd wu min25x 
xrl gnd wu beb250m 
.global gnd 
.finis 
* 
* subcircuit "2t4" - 2 to 4 line decoder (see Figure 14) 
.subckt 2t4 s 1 sO oO o I o2 o3 
xql cl sO el min 
xq2 c2 iref el min 
xq3 c3 sl e2 min · 
xq4 c4 iref e2 min 
xq5 gnd cl o3 o2 min2e 
xq6 gnd c2 ol oO min2e 
xq7 gnd c3 o3 ol min2e 
xq8 gnd c4 o2 oO min2e 
xrl gnd cl b2p5km 
xr2 gnd c2 b2p5km 
xr3 gnd c3 b2p5km 
xr4 gnd c4 b2p5km 
iel el vee 400ua 
ie2 e2 vee 400ua 
io3 o3 vee 200ua 
io2 o2 vee 200ua 
iol ol vee 200ua 
ioO oO vee 200ua 
.global vee gnd iref 
.finis 
* 
* subcircuit "csh" - holding current source (see Figure 15) 
.subckt csh wl 
xql cl cl vee min12x 
xq2 wl cl e2 min 
xrl gnd cl b45km 
48 
) . 
xr2 e2 vee blp2mm 
.global vee gnd 
.finis 
* 
* subcircuit "csx" - switchable current source (see Figure 16) 
.subckt csx re csn i 
xql cl cl vee min12x 
xq2 i cl e2 minl2x 
xq3 c3 c8 cl min12x 
xq3a gnd c3 i minI2x 
xq4 gnd c9 e4 minI2x 
xq5 gnd clO e5 min12x 
xq6 gnd c7 e6 min3x 
xq7 c7 e6 vee min6x 
xq8 c8 e6 vee min6x 
xq9 c9 re e min2x 
xqlO clO iref e min2x 
xql 1 c9 csn e min2x 
xr 1 gnd c3 beb590m 
xr2 e2 vee bbI4p5m 
xr3 e6 vee b3km 
xr4 e5 c7 b 1 p5km 
xr5 e4 c8 blp5km 
xr6 gnd c9 blp25km 
xr7 gnd clO blp25km 
itree e vee 800ua 
.global vee gnd iref 
.finis 
* 
,,., 
* subcircuit "read" - bit line sense circuit (see Figure 20) 
.subckt read bO b 1 ce d 
xql gnd c3 d min 
xq2 gnd iref el min 
xq3 c3 ce el min 
xq4 c3 e5 el min 
xq5 gnd c7 e5 min 
xq6 gnd bl e2 min 
xq7 c7 bO e2 min 
xrl gnd c7 b2p5km 
xr2 gnd c3 b2p5km 
ie2 e2 vee 400ua 
ie5 e5 vee 200ua 
iel el vee 400ua 
id d vee 200u a 
.global vee gnd iref 
.finis 
* 
* subcircuit "write" - bit line write driver (see Figure 19) 
.subckt write we ce csn d dn bO b 1 
xql gnd cl bO min2x 
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xq2 gnd iref e2 min 
xq3 cl we e2 min 
xq4 cl ce e2 min 
xq4a c I csn e2 min 
xq5 cl d e2 min 
xq6 gnd c6 b 1 min2x 
xq7 gnd iref e7 min 
xq8 c6 we e7 min 
xq9 c6 ce e7 min 
xqlO c6 dn e7 min 
xrl gnd cl b2p5km 
xr2 gnd c6 b2p5km 
ie2 e2 vee 400ua 
ie7 e7 vee 400ua 
ibO bO vee 200ua 
ibl bl vee 200ua 
.global vee gnd iref 
.finis 
Speculati\e 0.Sµm Technology Models 
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*********************************************************************** 
* transistor models and subcircuits 
* 
* p-n-metal transistor model - must be used with up npn transistor 
+ re=O ccs=O cbs=O is=4.757e-17 
+ il=0.69Ie-18 i2=0 ne=2 ik=O.Se-3 
+ va0= 20 tfo= 1.368e-9 cje= 30e-I5 pe= 0.75 
+ m~ 0.333 be.-= 0.1 i3= 0.691e-18 i4= 0 
+ nc= 2 ikr= 0.5e-3 vb0= 6 tr0= 1.368e-9 
+ cjc= 6e-15 pc= 0.4 me= 0.5 be= 0.1 
+ td= 0 ea= 1.240 dea= 0.08 to:: 25 
+ ifp= 2e-11 npe= 3 irp= 0 npc= 3 
* 
* 
.model dmin npn ( rbx = 15 rbi = 15 re = 35 
+ re = 0. ccs = 0~007pf cbs = 0. is = 1.8Ie-17 
·--
+ il = 1.404e-I9 i2 = 0 ne = 2.000e+ 00 ik = 50.000e-03 
+ vao = 20 tfo = 1.03e-1I eje = 3.9e-15 pe = 0.75 
+ me = 0.33 be = 1.000e-01 i3 = 3.277e-l 7 i4 = 0. 
+ nc = 2.000e+ 00 ikr= 0 vbo = 7 tro = Se- I 0 
+ cje = 2.8e-15 pc = 7.43400e-01 me = 0.333 be = 1.000e-01 
+ td = 0. ea = 1.2060e+ 00 dea = 8.000e-02 to = 2.500e+ 01 
+ ifp = 2.0e-03 npe = 3.000e+ 00 irp = 0. npc = 3.000e+ 00) 
+ cje = l.2e-15 pc = 7.434e-01 me = 0.333 be = 1.000e-01 
+ td = 0. ea = 1.2060e+ 00 dea = 8.000e-02 to = 2.500e+ 01 
+ ifp = 2.000e-03 npe = 3.000e+ 00 irp = 0. npc = 3.000e+ 00) 
* 
* 
* up xistor, 4 x 5 um emitter - must use with subp parasitic xistor 
I 
.model upn npn ( rbx = 0. rbi = 2.160e+ 03 re = 0 
+ re = l.500e+ 01 ccs = 0. cbs = 0. is = 6.000e-17 
+ i 1 = 6e- l 8 i2 = 0. ne = 2.000e+ 00 ik = 9 .900e-03 
+ vao = 15 tfo = 0.700e-10 cje = .4800e-15 pe = 7.500e-0I 
+ me = 3.330e-0I be = I.OOOe-01 i3 = 7.000e-19 i4 = 5.500e-I5 
+ nc = 2.000e+ 00 ikr = 3.500e-04 vbo = 6 tro = 0.300e-09 
+ cje = .I800e-15 pc = 7.500e-0I me = 3.330e-0I be = l.OOOe-01 
+ td = 0. ea = l.240e+ 00 dea = 8.000e-02 to = 2.500e+ 01 
+ ifp = 2.·000e-11 npe = 3.000e+ 00 irp = 0. npe = 3.000e+ 00) 
* ~ \ ., * 
* substrate pnp (buried layer= base) for 4um x Sum p+ (n39) area 
.model subp pnp ( rbx = 0. rbi = l.OOOe+ 02 re = 4.000e+ 01 
+ re = 0. ccs = 0. cbs = 0. is = 2.850e-19 
+ il = 3.640e-19 i2 = 5.860e-I5 ne = 2.000e+ 00 ik = 2.000e-03 
+ vao = 0. tfo = .ISOOe-08 eje = .1080e-I4 pe = 7.500e-0I 
+ me = 3.330e-01 be = l.OOOe-01 i3 = 1.0IOe-20 i4 = 0. 
+ nc = 2.000e+ 00 ikr = 2.000e-03 vbo = 0. tro = 1.000e-08 
+ cjc = 0.0024pf pc = 7.500e-Ol me = 3.330e-0I be = 1.000e-01 
+ td = 0. ea = l.240e+ 00 dea = 8.000e-02 to = 2.500e+ 01 
+ ifp = 0. npe = 3.000e+ 00 irp = 0. npc = 3.000e+ 00) 
* 
* 
+ re= 0. ccs = 0. cbs = 0.00Ipf is= 2.0e-17 
+ il = 3.640e-19 i2 = 5.860e-I5 ne = 2.000e+ 00 ik = 5.000e-05 
+ vao = 0. tfo = 1.500e-09 cje = 0.0045pf pe = 7.500e-0I 
+ me= 3.330e-0I be= 1.000e-01 i3 = 1.0IOe-20 i4 = 0. 
+ ne = 2.000e+ 00 ikr = 5.000e-05 vbo = 0. tro = 1.500e-09 
+ cjc = O.OOlpf pc= 7.500e-Ol me= 3.330e-0I be = 1.000e-01 
+ td = 0. ea = 1.240e+ 00 dea = 8.000e-02 to= 2.500e+ 01 
+ ifp = 0. npe = 3.000e+ 00 irp = 0. npc = 3.000e+ 00) 
* 
0 
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ADVICE Simulation Wa\efornis 
4µrn OXIL Technology, Typical Processing, 25C 
ADVICE lN AS OF 071487 RUN ON 11/15/87 AT 19:58:50 St 28625 
( 25.0 DEG C) • test 13 
-7.0E-01 1 
J. 
I 
-1.7E+OO 
' . .___ _ r---~ 
1 
Leoend 
1 VAO 
2 VAl 
-1.6£+00 ;t--------,-------..,-------r-------,--------,.-----------, 3 VA2 
-2.1£+00 
-l.6E+OO 
-2.lE+OO 
-1.6E+OO 
-2.lE+OO 
3.0E-01 
4 VAJ 
5 vcs j"--------:r-----,------,--------,----------,,-----------. 6 VR/WN 
7 VDI 
8 VDO 
4r-------,r------.r--------.r-------.r--------------
-7.0E-01 5,---------""5'"""------,~-----,,,--------,~------1':'"---------7.0E-01 
-1.7E+OO 
-7.0E-01 j ) '7 \ I '7 \ -1. 7£+00 -, -8. OE-01 
-1.7£+00 
o. 5,0E-OB 
TIME 
1.0£-07 1.SE-07 2. CE-:n 
Hit return to continue: 
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